

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 03/01/2005

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/765,966		01/19/2001	Linkai Bu	87157656.242004	8230
23562	7590	03/01/2005		EXAMINER	
BAKER &	MCKEN	IZIE	NGUYEN, LONG T		
PATENT D 2001 ROSS				ART UNIT	PAPER NUMBER
SUITE 230		_		2816	
DALLAS,	TX 7520	1			_

Please find below and/or attached an Office communication concerning this application or proceeding.

				$\langle \rangle_{1}$			
		Application No.	Applicant(s)				
		09/765,966	BU ET AL.				
Office Action Summary		Examiner	Art Unit				
		Long Nguyen	2816				
Period fe	The MAILING DATE of this communication app or Reply	pears on the cover sheet with the	e correspondence addre	988			
THE - Exte after - If the - If NC - Failt Any	MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a reply of period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be y within the statutory minimum of thirty (30) will apply and will expire SIX (6) MONTHS fr , cause the application to become ABANDO	timely filed days will be considered timely. om the mailing date of this comm	nunication.			
Status		×.					
1)🛛	Responsive to communication(s) filed on 07 Ja	anuary 2005.					
·	•	action is non-final.					
3)□	, _						
Disposit	ion of Claims	•					
5)□	Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	wn from consideration.					
Applicat	ion Papers						
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>07 January 2005</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. S ion is required if the drawing(s) is	See 37 CFR 1.85(a). Objected to. See 37 CFR	` ,			
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau See the attached detailed Office action for a list of	s have been received. s have been received in Applicative documents have been received in Rule 17.2(a)).	ation No ved in this National Sta	age			
Attachmo-	t(c)						
Attachmen 1) ⊠ Notic	र(s) e of References Cited (PTO-892)	4) Interview Summa	rv (PTO-413)				
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail	Date	·o.			
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	6) Other:	Patent Application (PTO-15	(2)			

Art Unit: 2816

DETAILED ACTION

Response to Amendment

1. This office action is responsive to the amendment filed on 1/7/05.

Specification

2. The disclosure is objected to because of the following informalities: there is no description for newly added Figure 5B in the specification. Note that the specification only describes original Figure 5, and the specification was not amended to address the changes of Figure 5 to Figure 5A, and newly added Figure 5B. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 4. Claims 1, 11, 15 and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by Hirano (USP 6,433,582).

With respect to claim 1, Figure 2 of the Hirano reference discloses a level-shifter circuit for shifting a signal (Si) of a first logic family at a first lower voltage level (Vcc) to a second higher voltage level (Vpp) for a second logic family, the level shifter circuit includes: a first PMOS (P1), a first NMOS (N1), a second PMOS (P2), a second NMOS (N2), a power-down control PMOS (PR1); means (ADT circuit, see Figure 4) for supplying a power-down control signal (ATD) to the gate of the power-down control PMOS (PR1), the power control signal being

Art Unit: 2816

changed to a high state for a predetermined period of time when the signal (Si) from the first logic family changes state (timing diagram in Figure 3 shows that when the input signal Si changes state, the power down signal ATD is Hi for a period of time), and the shifted output (T2, T3).

With respect to claims 11, 15 and 16, these claims are rejected for the similar manner as discussed above with regard to the rejection on claim 1. Note that Figure 2 shows a level shifter including a level shift unit (P1, P2, N1, N2, INV1) including an input terminal (T1) and an output terminal (T2), a power terminal (Vpp), a first transistor (PR1). Note that the level shift unit is a level-up shift device because it shifts a lower voltage Vcc to a higher voltage Vpp.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 2, 3 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Kim (USP 5,917,339).

With respect to claim 2, the level shifter in Figure 2 of the Hirano reference meets all the limitations of this claim except that the level shifter including first and second inverters connected in series to the output for providing a pair of complementary output signal. However, the Kim reference discloses in Figure 2 a level shifter circuit including first and second inverters (15-16) connected in series and connected to the output for the purpose of buffering the output signal for output driving (i.e., driving downstream circuitry). Therefore, it would have been

Art Unit: 2816

obvious to one having skill in the art that the time the invention was made to modify the circuit in Figure 2 of the Hirano reference by providing series-connected first and second inverters to each of the outputs T2 and T3 of the level shifter circuit for the purposes of buffering the output signal to improve the driving capability of the output signal (i.e., providing two inverters connected in series with the output terminal T2, and providing another two inverters connected in series with the output terminal T3 in Figure 2 of Hirano). Thus, this modification meets all the limitations of claim 2. Note that, with such modification/combination, the output of the first inverter and the output of the second inverter of the two inverters connected in series with the output terminal T2 provides the pair of complementary of the output signal; and similarly, the output of the first inverter and the output of second inverter of the another two inverters connected in series with the output signal.

With respect to claim 3, the modification as discussed in claim 2 meets all the limitations of this claim, i.e., this claim is rejected for the same manner as in claim 2.

With respect to claim 17, this claim is rejected for the similar manner as in claim 2 which discussed above. Note that the first transistor is the power down control transistor PR1.

7. Claims 4-9 and 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Kim (USP 5,917,339) and further in view of Tanaka et al. (USP 6,249,145).

With respect to claim 4, the modification/combination (Hirano and Kim) as discussed above with regard to claim 3 meets all the limitation of this claim except that the level shifter circuit including a third NMOS transistor connected between the gate of the first PMOS

Art Unit: 2816

transistor and ground. However, Figure 12 of the Tanaka et al. reference shows a level shifter circuit (516) including a third NMOS transistor connected between the gate of first PMOS transistor 300 and ground and is controlled be the same power-down control signal for the purpose of stabilizing the output of the level shifter at a predetermined level during the power-down control PMOS transistor (314, Figure 12 of Tanaka et al.) is off. Therefore, it would have been obvious to one having skill in the art that the time the invention was made to modify the above combination/modification (Hirano and Kim) by providing each of the output nodes nd1 and nd4 (Figure 2 of Hirano) with a third NMOS transistor connected between the respective nodes nd1 and nd4 (gates of PMOS transistors P2 and P1) and ground for the purpose of stabilizing the output of the level shifter circuitry at a predetermined voltage level during the power control PMOS transistor of the level shifter is off, and thus reducing the power consumption of the circuitry. Thus, this modification/combination meets the limitation that the level shifter circuit including a third NMOS transistor connected between the input of the first inverter and ground (i.e., connected between node nd4 in Figure 2 of Hirano and ground).

With respect to claim 5, the combination/modification as discussed in claim 4 above meets the limitation that the level shifter circuit including a resistor (i.e., the third NMOS transistor as discussed above. Note that a MOSFET acts as a variable resistor due to the signal at the gate of the MOSFET controlling the resistance of the MOSFET).

With respect to claim 6, this claim is rejected for the same manner as in claim 4.

With respect to claim 7, the combination/modification (Hirano, Kim and Tanaka et al.) as discussed in claim 6 meets all the limitations of the claim except that the level shifter including a third PMOS transistor connected between the power supply terminal and the power-down control

Art Unit: 2816

PMOS transistor. However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal (VDDQ) and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the above combination/modification (claim 6) by providing a third PMOS transistor directly connected to the power supply terminal and between the power-down control PMOS transistor (i.e., connected a PMOS transistor 306 in Figure 6 of Tanaka et al. between the power terminal Vpp and the power-down PMOS PR1 in Figure 2 of the Hirano reference in the above combination/discussion of claim 6) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 7.

With respect to claim 8, the modification discussed in claim 7 also meets the limitations of claim 8, i.e., claim 8 is rejected for the same manner as in claim 7.

With respect to claim 9, the third PMOS transistor as discussed in claim 7 (i.e., transistor 306) is a constant source.

With respect to claims 18-20, the modification discussed in claims 4 and 5 meet all the limitations of these claims. Note that the "second transistor" in claim 18 is the third NMOS transistor discussed in claim 4 above; the resistor is also the third NMOS transistor (variable resistor) as discussed in claim 5; and the first and second inverters are the inverters discussed in claim 4.

8. Claims 8 and 9 are also rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Tanaka et al. (USP 6,249,145).

With respect to claim 8, the level shifter circuit in Figure 2 of the Hirano reference meets all the limitations of the claim (similar as discussed in claim 1 in the 102 rejection) except that the level shifter including a third PMOS transistor connected between the power supply terminal and the power-down control PMOS transistor. However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the level shifter in Figure 2 of the Hirano reference by providing a third PMOS transistor directly connected to the power supply terminal and between the power-down control PMOS transistor (PR1, Figure 2 of Hirano) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 8.

With respect to claim 9, the third PMOS transistor as discussed in claim 8 (i.e., transistor 306) is a constant source.

9. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582).

With respect to claim 10, Figure 2 of the Hirano reference discloses a level shifter circuit (as discussed in claim 1) which having the structure for shifting positive power supply voltage.

The different between the prior art (Figure 2 of Hirano) and the claim invention is that the

Art Unit: 2816

structure of the claim invention is for shifting the negative power voltage instead of shifting the positive power voltage. However, it is notoriously well-known that a circuit operates with positive power supply voltage can be modify to operate with negative power supply voltage by replacing each NMOS transistor in the circuit with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor. Therefore, it would have been obvious to one having skill at the time the invention was made to modify the circuit in Figure 2 of Hirano by replacing each NMOS transistor in the circuit with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor for the purpose of operating the circuit with a particular power supply depending on the need of the designer (i.e., negative power supply in this case). Note that, in this modification, the power supply Vpp is now a negative power supply. Thus, this modification meets all the limitations of claim 10 as it can be seen that the modification circuit (i.e., replacing each NMOS transistor in the circuit in Figure 2 with a PMOS transistor, and each PMOS transistor in the circuit with an NMOS transistor) including: a first PMOS (the NMOS N1 as shown in Figure 2 becomes a first PMOS), a first NMOS (the PMOS P1 in Figure 2 becomes a first NMOS), a second PMOS (a second NMOS N2 in Figure 2 becomes a second PMOS), a second NMOS (a second PMOS P2 in Figure 2 becomes a second NMOS), a power-down control NMOS (power-down control PMOS PR1 become a power-down control NMOS); the shifted output (T2, T3), and the power control signal (ATD). Note that because power down control signal (timing diagram in Figure 3 of Hirano) in this modification must therefore changes to a low state when the input signal of the level shifter changes state due to the reversal in the modification (i.e., positive changes to negative, PMOS to NMOS and vice versa, so logic Hi in timing diagram of Figure 3 must become logic Lo)..

Art Unit: 2816

10. Claims 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirano (USP 6,433,582) in view of Tanaka et al. (USP 6,249,145).

With respect to claim 12, Figure 2 of the Hirano reference discloses a level shifter as discussed above with regard to claim 11 meets all the limitation of this claim except that the level shifter circuit including a second transistor connected between the output terminal of the level shifter and ground. However, Figure 12 of the Tanaka et al. reference shows a level shifter circuit (516) including a third NMOS transistor connected between the output terminal of the level shifter 516 and ground and is controlled be the same power-down control signal for the purpose of stabilizing the output of the level shifter at a predetermined level during the powerdown control PMOS transistor (314, Figure 12 of Tanaka et al.) is off. Therefore, it would have been obvious to one having skill in the art that the time the invention was made to modify the level shifter in Figure 2 of Hirano by providing each of the output nodes nd1 and nd4 (Figure 2) of Hirano) with an NMOS transistor connected between the respective output nodes nd1 and nd4 and ground for the purpose of stabilizing the output of the level shifter circuitry at a predetermined voltage level during the power control PMOS transistor of the level shifter is off, and thus reducing the power consumption of the circuitry. Thus, this modification/combination meets the limitation that the level shifter circuit including a second transistor which turns on to connect the output terminal of the level shifter unit to a predetermined voltage when the first transistor (power down PMOS PR1 in Figure 2 of Hirano) is off.

With respect to claim 13, the combination/modification as discussed in claim 11 above meets the limitation that the level shifter circuit including a resistor (i.e., the third NMOS transistor as discussed above -- note that a MOSFET acts as a variable resistor due to the signal

Art Unit: 2816

at the gate of the MOSFET controlling the resistance of the MOSFET) connected between the output terminal a predetermined voltage terminal (ground).

With respect to claim 14, the level shifter circuit in Figure 2 of the Hirano reference as discussed in claim 11 meets all the limitations of the claim except that the level shifter including a second transistor connected between the power supply terminal and the first transistor.

However, Figure 6 of the Tanaka et al. reference discloses a level shifter circuit including a PMOS transistor (306) connected between the power supply terminal and the cross-coupled PMOS transistors of the level shifter for the purpose of ensuring the corrected operation of the circuitry under low power application (Col. 6, line 25-48 of Tanaka et al.). Therefore, it would have been obvious to modify the level shifter in Figure 2 of the Hirano reference by providing a second transistor directly connected to the power supply terminal (Vpp) and between the power-down control PMOS transistor (PR1, Figure 2 of Hirano) for the purpose of ensuring the corrected operation of the level shifter under lower power application and thereby reducing power consumption. Thus, this modification meets all the limitations of claim 11. Note that transistor 306 in Figure 6 of Tanaka et al. is a constant source.

Response to Arguments

11. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2816

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directly to Examiner Long Nguyen whose telephone number is (571) 272-1753. The Examiner can normally be reached on Monday to Friday from 8:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tim Callahan, can be reached at (571) 272-1740. The fax number for this group is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

February 22, 2005

Long Nguyen
Primary Examiner